Universitat Autonoli

# UAB

Universitat Autònoma de Barcelona

## De la micro a la nanoelectrònica: "there's plenty of room at the bottom"

**David Jiménez** Departament d'Enginyeria Electrònica Escola d'Enginyeria

#### Outline

Microelectronics at a glance

- Moore's law and integrated circuits
- MOS capacitor as a building block for making transistors
- Transistors as a building block of integrated circuits
- Transistors in digital electronics
- Transistor non-idealities
- Scaling trends of microelectronics

The path towards nanoelectronics

- Using quantum effects: the tunnel field-effect transistor
- Using 1D materials: carbon nanotube transistors
- Using 2D materials: graphene transistors



Evolution of MOSFET gate length in production-stage integrated circuits (filled red circles) and International Technology Roadmap for Semiconductors (ITRS) targets (open red circles). As gate lengths have decreased, the number of transistors per processor chip has increased (blue stars). Maintaining these trends is a significant challenge for the semiconductor industry, which is why new materials such as graphene are being investigated.



MOS capacitor as a bulding block for transistors





Si <u>l'elèctrode inferior fos un conductor</u>, tindríem un condensador de plaques paral·leles:



La capacitat és en aquest cas:

$$C = \frac{\varepsilon_0 \ \varepsilon_{ox}}{t_{ox}} A$$

on  $\varepsilon_0$  és la constant dielèctrica del buit, i  $\varepsilon_{ox}$  és la constant dielèctrica relativa del l'òxid.

La capacitat per unitat d'àrea és :

$$C_{ox} \equiv \frac{\varepsilon_0 \ \varepsilon_{ox}}{t_{ox}}$$

Sabem que la càrrega que amagatzema el condensador és la capacitat multiplicada per la diferència de pòtencial que se li aplica, amb el signe corresponent:

Q = C V



#### Accumulation, depletion, and inversion



#### Poisson's equation

3



$$\frac{d^2\psi}{dx^2} = -\frac{d\mathcal{E}}{dx} = -\frac{q}{\varepsilon_{si}} \Big[ p(x) - n(x) + N_d^+(x) - N_a^-(x) \Big]$$

$$p(x) = n_i e^{q(\psi_f - \psi_i)/kT} = n_i e^{q(\psi_B - \psi)/kT} = N_a e^{-q\psi/kT}$$

$$n(x) = n_i e^{q(\psi_i - \psi_j)/kT} = n_i e^{q(\psi - \psi_B)/kT} = \frac{n_i^2}{N_a} e^{q\psi/kT}$$

$$\frac{d^2\psi}{dx^2} = -\frac{q}{\varepsilon_{si}} \left[ N_a \left( e^{-q\psi/kT} - 1 \right) - \frac{n_i^2}{N_a} \left( e^{q\psi/kT} - 1 \right) \right]$$

#### Solving Poisson's equation





### Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET): basis

Un transistor MOS està format per una estructura MOS a la que s'afegeixen dues regions per a donar i recollir electrons o forats (segons el tipus de semiconductor que sigui).

= 1

Com a exemple veurem el que s'anomena MOSFET de canal N:



UNVERSITE AUTONOMIA ULAB

Si  $V_{GS}$ >V<sub>T</sub> es forma un "canal" d'electrons entre la font i el drenador, que permeten el pas d'electrons d'una part a l'altre (si  $V_{DS}$  > 0):

![](_page_11_Figure_2.jpeg)

#### Per tant:

- quan  $V_{GS}$  >V<sub>T</sub>, es forma un canal d'electrons que fa que passi corrent elèctric del drenador D a la font S.

- quan  $V_{GS}$ < $V_T$ , no hi ha canal, per tant NO passa corrent elèctric del drenador D a la font S.

El transistor MOS es comporta doncs com un interruptor.

Com hem vist, el comportament del transistor <u>es controla amb el potencial</u> <u>de porta V<sub>GS</sub></u>.

Aquest que hem vist es diu **transistor de canal N** perquè el canal que es forma és d'electrons.

El **transistor de canal P** funciona de la mateixa manera, canviant els semiconductors P per N i N per P, canviant els signes dels potencials i canviant electrons per forats i a la inversa.

![](_page_13_Picture_0.jpeg)

![](_page_13_Figure_1.jpeg)

![](_page_13_Figure_2.jpeg)

![](_page_13_Figure_3.jpeg)

Aquestes corbes corresponen a les següents <u>equacions</u> matemàtiques: Si de finim la <u>tensió de drenador de saturació</u> com:  $V_{DS,SAT} = V_{GS} - V_T$ , Ilavors, si <u>V<sub>DS</sub> < V<sub>DSSAT</sub></u>:

$$I_{DS} = \mu_n C_{ox} \frac{W}{L} \left[ \left( V_{GS} - V_T \right) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

isi <u>V<sub>DS</sub> > V<sub>DSSAT</sub></u>:

$$I_{DS} = \mu_n C_{ax} \frac{W}{L} \frac{(V_{GS} - V_T)^2}{2}$$

#### Tipus de transistors MOS

#### A) Transistors de canal N i de canal P

El transistor MOS que hem vist fins ara condueix el corrent elèctric amb electrons. Com ja hem dit, s'anomena transistor de canal N o, de manera abreviada, transistor NMOS.

En els circuits elèctrics es representa pel següent símbol:

![](_page_14_Figure_4.jpeg)

![](_page_14_Figure_5.jpeg)

on notem que la fletxa va del substrat P al canal N, és a dir, en el sentit del corrent en el suposat díode "substrat-canal".

En el cas més normal en que el substrat B està connectat a la font S, es pot fer servir el següent símbol simplificat:

![](_page_14_Figure_8.jpeg)

on ara la fletxa va en el sentit del corrent, és a dir, de drenador D a font S.

![](_page_14_Figure_10.jpeg)

En els circuits elèctrics es representa amb el símbol:

![](_page_14_Figure_12.jpeg)

En el cas més normal en que el substrat B està connectat a la font S, es pot fer servir el següent símbol simplificat:

![](_page_14_Figure_14.jpeg)

![](_page_15_Picture_0.jpeg)

El transistor MOS complementari d'aquest és el que condueix el corrent elèctric amb forats. S'obté canviant el tipus de semiconductor de cada regió i els signes dels potencials. S'anomena **transistor de canal P** o, de manera abreviada, **transistor PMOS**.

La seva estructura és:

![](_page_15_Figure_3.jpeg)

![](_page_15_Picture_4.jpeg)

![](_page_15_Figure_5.jpeg)

![](_page_15_Figure_6.jpeg)

![](_page_16_Picture_0.jpeg)

### Field-effect transistor applications in digital electronics

![](_page_17_Figure_0.jpeg)

![](_page_18_Picture_0.jpeg)

Inversor CMOS

V<sub>GS</sub><sup>P</sup>, V<sub>DS</sub><sup>P</sup> V<sub>I</sub>, V<sub>DS</sub><sup>P</sup> V<sub>I</sub>, V<sub>DS</sub><sup>N</sup> V<sub>GS</sub><sup>N</sup>, V<sub>DS</sub><sup>N</sup> El funcionament qualitatiu de l'inversor CMOS es pot explicar a partir de dos interruptors posats en sèrie, que funcionen de manera que quan un s'obre l'altre es tanca:

![](_page_18_Figure_4.jpeg)

Amb aquesta configuració, en cap dels dos estats lògics hi ha un corrent entre la font de tensió  $V_{cc}$  i "terra". Per tant el circuit **no consumeix corrent** mentre està en un estat lògic definit.

#### Porta NAND CMOS

**INTE** 

Una porta NAND (No-I) CMOS de dues entrades correspon al següent circuit.

![](_page_19_Figure_2.jpeg)

Entrada 1	Entrada 2	Sortida		
0	0	1		
0	1	1		
1	0	1		
1	1	0		

![](_page_19_Figure_4.jpeg)

#### **CMOS** Inverter

![](_page_20_Figure_1.jpeg)

Since only one of the transistors is on in the steady state, there is no static current or static power dissipation in a CMOS inverter.

### Switching Waveform for a Step Input

![](_page_21_Figure_1.jpeg)

For nMOSFET pull down transition,

$$(C_{-} + C_{+})\frac{dV_{out}}{dt} = C\frac{dV_{out}}{dt} = -I_{N}(V_{in} = V_{dd})$$
  
The pull down delay is

$$\tau_n = \frac{CV_{dd}}{2I_{Nsat}} = \frac{CV_{dd}}{2W_n I_{nsat}}$$

![](_page_21_Figure_5.jpeg)

.

Similarly, the pMOSFET pull up delay is

$$\tau_p = \frac{CV_{dd}}{2I_{Psat}} = \frac{CV_{dd}}{2W_p I_{psat}}$$

![](_page_22_Picture_0.jpeg)

### Field-effect transistors: non-idealities

#### **Short-channel MOSFET**

If 
$$L \downarrow$$
,  $I_{ds} = I_{dsat} = \mu_{eff} C_{ox} \frac{W (V_g - V_t)^2}{2m} \uparrow$   
and  $C_g = \frac{2}{3} W L C_{ox} \downarrow$ .

#### Threshold voltage becomes sensitive to the channel length and drain bias

![](_page_23_Figure_3.jpeg)

#### 2D potential-contours

 $\psi =$ 

-0.85V

0.1µm

0.65

(Same gate voltage)

![](_page_24_Figure_2.jpeg)

Autònomi

Unive

**Short-channel** 

 $\psi = 0$ 

Gate

=}

.

W=

3.85V

3.05

2.05

1.0

0.65

0.25

0.05

#### Long-channel

#### Drain-Induced Barrier Lowering (DIBL)

![](_page_25_Figure_1.jpeg)

#### Velocity saturation

![](_page_26_Figure_1.jpeg)

\* Because of velocity saturation, the saturation of drain current in a short channel device occurs at a much lower voltage thanV<sub>dsat</sub>=(V<sub>g</sub>-V<sub>t</sub>)/m for long-channel MOSFETs.

• This causes the saturation current,  $I_{dsat}$ , to deviate from the  $\propto (V_g - V_t)^2$  behavior and 1/L dependence.

![](_page_27_Picture_0.jpeg)

### Microelectronics evolution is based on MOSFET scaling

### **MOSFET Scaling**

Device scaling: Simplified design goals/guidelines for shrinking device dimensions to achieve density and performance gains, and power reduction in VLSI.

Issues: Short-channel effect, Power density, Switching delay, Reliability.

![](_page_28_Figure_3.jpeg)

p substrate, doping Ne

FIGURE 4.1. Principles of MOSFET constant-electric-field scaling. (After Dennard, 1986.)

The principle of constant-field scaling lies in scaling the device voltages and the device dimensions (both horizontal and vertical) by the same factor,  $\kappa$  (> 1), such that the electric field remains unchanged.

### **Rules of Constant Field Scaling**

|=]

	MOSFET Device and Circuit Parameters	Multiplicative Factor ( $\kappa > 1$ )	
Scaling	Device dimensions $(t_{ox}, L, W, x_j)$	1/ <i>ĸ</i>	
assumptions	Doping concentration $(N_a, N_d)$	ĸ	
	Voltage (V)	1/ <i>ĸ</i>	
Derived scaling	Electric field (E)	1	
behavior of device	Carrier velocity (v)	1	
parameters	Depletion layer width $(W_d)$	1/ <i>ĸ</i>	
	Capacitance ( $C = \varepsilon A/t$ )	1/ <i>ĸ</i>	
	Inversion layer charge density $(Q_i)$	1	
	Current, drift (/)	1/ <i>ĸ</i>	
	Channel resistance (R <sub>ch</sub> )	1	
Derived scaling	Circuit delay time ( $\tau \sim CV/I$ )	1/ <i>ĸ</i>	
behavior of circuit	Power dissipation per circuit ( $P \sim VI$ )	1/ <i>κ</i> <sup>2</sup>	
parameters	Power-delay product per circuit ( $P \times \tau$ )	1/κ <sup>3</sup>	
	Circuit density (∞1/A)	κ <sup>2</sup>	
	Power density (P/A)	1	

![](_page_30_Picture_0.jpeg)

# Clever solutions to continue CMOS scaling

![](_page_31_Figure_0.jpeg)

Figure 2 | The drain current as a function of gate voltage in a MOSFET. The two curves show identical data that have been plotted using a linear scale (blue curve; *y* axis, right) and a logarithmic scale (red curve; *y* axis, left). When the gate voltage ( $V_G$ ) is increased, the number of electrons in the channel increases. This, in turn, increases the current flowing between the source and the drain. The current at the minimum gate voltage (0 V) is the off current, and the current at the maximum gate voltage (1 V in this case) is the on current. Above the threshold voltage (dashed line), the drain current ( $I_D$ ) increases linearly. Below the threshold voltage, the drain current increases exponentially with the gate voltage. The slope of this exponential increase on a logarithmic scale is called the subthreshold slope (SS) and is expressed in millivolts per decade of current. Therefore, if the subthreshold slope is 80 mV decade<sup>-1</sup>, for example, the gate voltage needs to be increased by 80 mV to increase the subthreshold current by tenfold.

Multigate transistors as the future of classical metal–oxide– semiconductor fieldeffect transistors Isabelle Ferain, Cynthia A. Colinge & Jean-Pierre Colinge

310 | NATURE | VOL 479 | 17 NOVEMBER 2011

![](_page_32_Figure_0.jpeg)

Figure 4 | Illustration of short-channel effects. The blue curves show the relationship between the drain current  $(I_D)$  and the gate voltage  $(V_G)$  when the drain voltage  $(V_D)$  is low (0.05 V), and the red curves show the same relationship when the drain voltage is high (1 V). a, The DIBL effect shifts the electrical characteristics of the transistor to the left when the drain voltage is increased. This typically occurs when the device needs to be turned off. b, The subthreshold slope increases when the channel length is decreased, which slows down the variation of the current with gate voltage that occurs below the threshold voltage. Both of these effects increase the off currents, which are indicated by the blue and red circles.

#### **Multi-gate MOSFET**

![](_page_33_Figure_1.jpeg)

**Figure 5** | **Types of multigate MOSFET.** The different ways in which the gate electrode can be wrapped around the channel region of a transistor are shown. **a**, A silicon-on-insulator (SOI) fin field-effect transistor (FinFET). The 'hard mask' is a thick dielectric that prevents the formation of an inversion channel at the top of the silicon 'fin'. Gate control is exerted on the channel from the lateral sides of the device. **b**, SOI triple-gate (or tri-gate) MOSFET. Gate control is exerted on the channel from three sides of the device (the top, as well as the left and right sides). **c**, SOI II-gate MOSFET. Gate control is improved

over the tri-gate MOSFET shown in **b** because the electric field from the lateral sides of the gate exerts some control on the bottom side of the channel. **d**, SOI  $\Omega$ -gate MOSFET. Gate control of the bottom of the channel region is better than in the SOI II-gate MOSFET. The names II gate and  $\Omega$  gate reflect the shape of the gates. **e**, SOI gate-all-around MOSFET. Gate control is exerted on the channel from all four sides of the device. **f**, A bulk tri-gate MOSFET. Gate control is exerted on the channel from three sides of the device (the top, the left and the right). In this case, there is no buried oxide underneath the device.

![](_page_34_Picture_0.jpeg)

Figure 6 | A multifingered (three-finger) silicon nanowire transistor. a, Scanning electron microscopy image of a device with three parallel nanowires that have a common gate electrode. Scale bar,  $5 \mu m$ . b, Transmission electron

microscopy image of the three nanowires and the common polysilicon gate electrode in an  $\Omega$ -gate electrode configuration. Scale bar, 50 nm. c, High-resolution transmission electron microscopy image of a nanowire. Scale bar, 5 nm.

Multigate transistors as the future of classical metal– oxide–semiconductor field-effect transistors Isabelle Ferain, Cynthia A. Colinge & Jean-Pierre Colinge

310 | NATURE | VOL 479 | 17 NOVEMBER 2011

![](_page_35_Picture_0.jpeg)

### The tunnel effect transitor as an illustrative example of nanoelectronic device taking advantage of quantum effects

![](_page_36_Figure_0.jpeg)

Tunnel field-effect transistors as energyefficient electronic switches Adrian M. Jonescu & Heike Riel 3 3 0 | N AT U R E | VO L 4 7 9 | 1 7 N O V EMBER2011

current,  $I_{\rm D}$ , and gate voltage,  $V_{\rm C}$ ) of a MOSFET switch showing an exponential increase in  $I_{OFF}$  (more than tenfold increase for every 60 mV at room temperature) because of an incompressible subthreshold swing, S. Here the simultaneous scaling down of both the supply voltage,  $V_{\rm DD}$ , and the threshold voltage,  $V_{\rm T}$ , maintains the same performance  $(I_{ON})$  by keeping the overdrive  $(V_{\rm DD} - V_{\rm T})$  constant. **b**, Qualitative comparison of three engineering solutions to improve the characteristics of the bulk silicon MOSFET switch (red): a multigate device (MuG, blue) for improved electrostatics; a high-mobility channel (purple) using group III-V and SiGe materials; and a TFET (green), which has a steep off–on transition and the lowest  $I_{\text{OFF}}$ . At operation point A, because of its subthermal subthreshold swing, the TFET offers not only an improved  $I_{\rm ON}/I_{\rm OFF}$  but also a superior performance and a power saving at the same performance as a MOSFET. At operation point B, corresponding to higher performance, the MOSFET switch becomes the better solution. c, Comparison of the minimum switching energy,  $E_{\min}$ , and the corresponding voltage supply,  $V_{\text{DDmin}}$ , for a subthermal swing device (S < 60 mV decade<sup>-1</sup>, green curve) and the ideal MOSFET (S = 60 mVdecade<sup>-1</sup>, red) at the same  $I_{ON}/I_{OFF}$ . d, Comparison between switching energy and performance for a MOSFET and a TFET. The steep-swing TFET offers better energy efficiency at lower or moderate performance level.

![](_page_37_Picture_0.jpeg)

![](_page_37_Figure_1.jpeg)

Tunnel field-effect transistors as energyefficient electronic switches Adrian M. Ionescu & Heike Riel 3 3 0 | N AT U R E | VO L 4 7 9 | 1 7 N O V E M B E R 2 0 1 1

Figure 2 | Principle of operation of a TFET. a, Schematic cross-section of p-type TFET with applied source  $(V_s)$ , gate  $(V_c)$  and drain  $(V_D)$  voltages. b, Schematic energy band profile for the off state (dashed blue lines) and the on state (red lines) in a p-type TFET. In the off state, no empty states are available in the channel for tunnelling from the source, so the off current is very low. Decreasing  $V_{G}$  moves the valence band energy  $(E_{V})$  of the channel above the conduction band energy  $(E_{\rm C})$  of the source so that interband tunnelling can occur. This switches the device to the on state, in which electrons in the energy window,  $\Delta \Phi$  (green shading), can tunnel from the source conduction band into the channel valence band. Electrons in the tail of the Fermi distribution cannot tunnel because no empty states are available in the channel at their energy (dotted black line), so a slope of less than 60 mV decade<sup>-1</sup> can be achieved. This is indicated in the schematic transfer characteristics shown in c. In contrast to a conventional MOSFET, a TFET has a slope that is not linear on a logarithmic scale, which can be explained by the complex dependency of the tunnel current on the transmission probability through the barrier, as well as on the number of available states determined by the source and channel Fermi functions. The BTBT can be approximated by the triangular potential barrier indicated in grey. Because the tunnel current depends on the transmission probability through the barrier, as well as on the number of available states determined by the source and channel Fermi functions, the resultant slope is not linear on a logarithmic scale, which it is for a conventional MOSFET.  $\lambda$ , screening tunnelling length. a.u., arbitrary units;  $E_{\rm F}$ , Fermi energy.

Nanoelectronic devices: taking advantage of lowdimensional materials. The case of 1D transistors based on carbon nanotubes 

### What is a Carbon Nanotube?

CNT is a tubular form of carbon with diameter as small as 1nm. Length: few nm to microns.

CNT is configurationally equivalent to a two dimensional graphene sheet rolled into a tube.

A CNT is characterized by its Chiral Vector:  $\mathbf{C}_{h} = n \hat{a}_{1} + m \hat{a}_{2}$ ,

 $\theta \rightarrow$  Chiral Angle with respect to the zigzag axis.

![](_page_39_Figure_5.jpeg)

![](_page_39_Figure_6.jpeg)

![](_page_40_Figure_0.jpeg)

![](_page_41_Figure_0.jpeg)

![](_page_42_Figure_0.jpeg)

#### The potential of carbon nanotubes

![](_page_43_Picture_1.jpeg)

- Chemical synthesis controls the key dimensions
- Charge transport is one-dimensional
  - backscattering is strongly suppressed resulting in high "mobility" of electrons/holes

high I<sub>on</sub> in a CNFET

 confinement of charge inside the nanotube allows ideal control of the electrostatics

![](_page_43_Picture_7.jpeg)

![](_page_43_Picture_8.jpeg)

![](_page_44_Figure_0.jpeg)

Electron and hole transport are equal (same m\*)

n- and p-type CNFETs are identical

All chemical bonds are satisfied

dielectrics other than SiO<sub>2</sub> can be used

Nanotubes can be metallic as well as semiconducting

an all nanotube based electronics may become possible

![](_page_44_Picture_8.jpeg)

#### Carbon nanotube field-effect transistors

![](_page_45_Figure_1.jpeg)

3

![](_page_46_Picture_0.jpeg)

#### The first intramolecular logic circuit

![](_page_46_Figure_2.jpeg)

![](_page_46_Figure_3.jpeg)

#### Nano Letters 1, 453 (2001)

![](_page_47_Figure_0.jpeg)

**Figure 1** | **Targets for carbon nanotube** (CNT) **transistors.** The graph shows the progress in CNT transistor technology since the first demonstration of a CNT field-effect transistor (CNTFET) in 1998. The purity of semiconducting CNT material is plotted in terms of percentage of metallic CNT impurity. The placement of CNTs at a certain density is shown for both consistent and inconsistent pitch (distance) between CNTs, with the target of 125 CNTs per micrometre specified, along with the maximum of 500 CNTs per µm obtained when the CNTs are packed together without a gap between them. Trends in both purification and placement over the past decade suggest the ability to meet their targets before 2020, provided the scientific effort continues (dotted-line trajectories). Jin *et al.* introduce<sup>1</sup> a superb purification technique that is combined with a modest density of CNTs at an inconsistent pitch. Final approaches for achieving both less than 0.0001% of metallic CNTs and a CNT density of more than 125 CNTs per µm with consistent pitch must be compatible.

The road to carbon nanotube transistors AARON D. FRANKLIN 2 7 J U N E 2 0 1 3 | VO L 4 9 8 | N AT U R E | 4 4 3 Nanoelectronic devices: taking advantage of low-dimensional materials. The case of 2D transistors based on graphene and other 2D crystals 

### **Properties of graphene relevant for FETs**

![](_page_49_Figure_1.jpeg)

### **Towards THz operation**

Graphene FETs present an enormous potential for **radio-frequency** and **analog** applications (cellular phones, WLANs, WPANs, radar, imaging).

![](_page_50_Figure_2.jpeg)

![](_page_51_Figure_0.jpeg)

a, Small-signal equivalent FET circuit. The intrinsic transconductance,  $g_{\rm m}$ , is related to the internal small-signal gate-source and drain-source voltages,  $v_{GSi}$  and  $v_{DSi}$ , whereas the terminal transconductance,  $g_{\rm mt}$ , is related to the applied gate-source and drain-source voltages,  $V_{GS}$  and  $V_{DS}$  (<u>Table 1</u> and <u>Fig. 2b</u>). **b**, The drain current,  $I_{\rm D}$  (blue lines), at different values of  $V_{GS}$ , and the cut-off frequency,  $f_{T}$  (red line), both versus  $V_{DS}$  for a radiofrequency GaAs high-electronmobility transistor<sup>15, 16</sup>. The cut-off frequency peaks at  $V_{DS}$  = 1 V and  $V_{GS}$  = 0.15 V. **c**, The intrinsic transconductance (blue line), the overall gate capacitance,  $C_{G} = C_{GS} + C_{GD}$  (red line), and the drain conductance,  $g_{ds}$  (1/ $r_{ds}$ ; black line), versus  $V_{DS}$  for the same FET.

#### **Graphene transistors** Frank Schwierz

Nature Nanotechnology 5, 487– 496 (2010) doi:10.1038/nnano.2010.89

#### **Graphene-FETs for RF applications**

![](_page_52_Figure_1.jpeg)

Silicon MOSFETs with a similar gate length exhibit cutoff frequencies of  $\sim 40 \text{ GHz}$ 

Lin et al., "100 GHz Transistors from wafer scale epitaxial graphene", Science 327 (2010)

51

### First graphene integrated circuit: RF mixer

So ICN 9

Institut Català de Nanotecnologia

![](_page_53_Figure_1.jpeg)

### **Cell-phone block diagram**

Graphene technology could be very useful for building-up the RF Front-end of cell-phones

![](_page_54_Picture_2.jpeg)

# Other 2D atomic crystals analogues of graphene

![](_page_55_Picture_1.jpeg)

Figure 1. Micromechanical exfoliation of 2D crystals. (a) Adhesive tape is pressed against a 2D crystal so that the top few layers are attached to the tape (b). (c) The tape with crystals of layered material is pressed against a surface of choice. (d) Upon peeling off, the bottom layer is left on the substrate.

Novoselov et al., "Two dimensional atomic crystals", PNAS 102 (2005)

![](_page_55_Picture_4.jpeg)

Fig. 1. 2D crystal matter. Single-layer crystallites of NbSe<sub>2</sub> (a), graphite (b), Bi<sub>2</sub>Sr<sub>2</sub>CaCu<sub>2</sub>O<sub>x</sub> (c), and MoS<sub>2</sub> (d) visualized by AFM (a and b), by scanning electron microscopy (c), and in an optical microscope (d). (All scale bars: 1 µm.) The 2D crystallites are on top of an oxidized Si wafer (300 nm of thermal SiO<sub>2</sub>) (a, b, and d) and on top of a holey carbon film (c). Note that 2D crystallites were often raised by an extra few angstroms above the supporting surface, probably because of a layer of absorbed water. In such cases, the pleated and folded regions seen on many AFM images and having the differential height matching the interlayer distance in the corresponding 3D crystals help to distinguish between double-layer crystals and true single sheets such as those shown here.

![](_page_56_Picture_0.jpeg)

#### Other 2D atomic crystals analogues of graphene

![](_page_56_Figure_2.jpeg)

Fig. 3. Electric field effect in single-atomic-sheet crystals. Changes in electrical conductivity  $\sigma$  of 2D NbSe<sub>2</sub>, 2D MoS<sub>2</sub>, and graphene as a function of gate voltage are shown (300 K). (*Inset*) Our typical devices used for such measurements: It is an optical image (in white light) of 2D NbSe<sub>2</sub> on top of an oxidized Si wafer (used as a gate electrode) with a set of Au contacts. The crystal is seen as a bluer region in the center. (Scale bar: 5  $\mu$ m.)

Novoselov et al., "Two dimensional atomic crystals", PNAS 102 (2005)

## A family of semiconducting 2D atomic crystals: Transition Metal Dichalcogenides

![](_page_57_Figure_1.jpeg)

![](_page_58_Figure_0.jpeg)

Figure 1 | Structure and AFM imaging of monolayer MoS<sub>2</sub>, a, Threedimensional representation of the structure of MoS<sub>2</sub>. Single layers, 6.5 Å thick, can be extracted using scotch tape-based micromechanical cleavage. b, Atomic force microscope image of a single layer of MoS<sub>2</sub> deposited on a silicon substrate with a 270-nm-thick oxide layer. c, Cross-sectional plot along the red line in b.

#### First demonstration of MoS<sub>2</sub>-FET

![](_page_58_Picture_3.jpeg)

![](_page_58_Figure_4.jpeg)

Figure 2 | Fabrication of  $MoS_2$  monolayer transistors. **a**, Optical image of a single layer of  $MoS_2$  (thickness, 6.5 Å) deposited on top of a silicon substrate with a 270-nm-thick SiO<sub>2</sub> layer. **b**, Optical image of a device based on the flake shown in **a**. The device consists of two field-effect transistors connected in series and defined by three gold leads that serve as source and drain electrodes for the two transistors. Monolayer  $MoS_2$  is covered by 30 nm of ALD-deposited HfO<sub>2</sub> that acts both as a gate dielectric and a mobility booster. Scale bars (**a**,**b**), 10 µm. **c**, Three-dimensional schematic view of one of the transistors shown in **b**.

Radisavljevic et al., "Single-layer MoS<sub>2</sub> transistors", Nature Nanotechnology 6 (2011)

![](_page_59_Picture_0.jpeg)

![](_page_59_Figure_1.jpeg)

#### First demonstration of MoS<sub>2</sub>-FET

![](_page_59_Figure_3.jpeg)

#### **2D crystal based heterostructures**

![](_page_60_Picture_1.jpeg)

Figure 1 | Building van der Waals heterostructures. If one considers 2D crystals to be analogous to Lego blocks (right panel), the construction of a huge variety of layered structures becomes possible. Conceptually, this atomic-scale Lego resembles molecular beam epitaxy but employs different 'construction' rules and a distinct set of materials.

"Van der Waals heterostructures"
A. K. Geim & I. V. Grigorieva
2 5 J U LY 2 0 1 3 | V O L 4 9 9 | N AT U R E | 4 1 9

![](_page_61_Figure_0.jpeg)

Figure 3 | State-of-the-art van der Waals structures and devices. a, Graphene-hBN superlattice consisting of six stacked bilayers. On the right its cross-section and intensity profile as seen by scanning transmission electron microscopy are shown; on the left is a schematic view of the layer sequence. The topmost hBN bilayer is not visible, being merged with the metallic contact. Scale bar, 2 nm. (Adapted from ref. 16.) b, c, Double-layer graphene heterostructures<sup>18</sup>. An optical image of a working device (b) and its schematics in matching colours (c). Two graphene Hall bars are accurately aligned, separated by a trilayer hBN crystal and encapsulated between relatively thick hBN crystals (hBN is shown in c as semitransparent slabs). The entire heterostructure is placed on top of an oxidized Si wafer (SiO<sub>2</sub> is in turquoise). The colours in b indicate the top (blue) and bottom (orange) Hall bars and their overlapping region (violet). The graphene areas are invisible in the final device image because of the top Au gate outlined by dashes. The scale is given by the width of the Hall bars, 1.5 µm.

"Van der Waals heterostructures"
A. K. Geim & I. V. Grigorieva
2 5 J U LY 2 0 1 3 | V O L 4 9 9 | N AT U R E | 4 1 9

# 2D crystal based heterostructures

57

![](_page_62_Picture_0.jpeg)

![](_page_62_Figure_1.jpeg)

Figure 1 | Graphene-WS<sub>2</sub> heterotransistor. **a**, Optical image (scale bar, 10  $\mu$ m). **b**, Cross-section high-resolution high-angle annular dark-field scanning transmission electron microscopy (HAADF STEM) image (scale bar, 5 nm). **c**, Bright-field STEM image (scale bar, 5 nm). **d**, Schematic of vertical architecture of transistor. **e**, Band diagram corresponding to no V<sub>g</sub> and applied V<sub>b</sub>. **f**, Negative V<sub>g</sub> shifts the Fermi level of the two graphene layers down from the neutrality point, increasing the potential barrier and switching the transistor OFF. **g**, Applying positive V<sub>g</sub> results in an increased current between Gr<sub>B</sub> and Gr<sub>T</sub> due to both thermionic (red arrow) and tunnelling (blue arrow) contributions.

![](_page_62_Figure_3.jpeg)

Figure 2 | Room-temperature tunnelling transport measurements in the graphene-WS<sub>2</sub> transistor. a, *I*-V plots for different  $V_g$  (semi-logarithmic scale). b, Red circles: zero-bias conductivity as a function of gate voltage (measured as the slope of the *I*-V<sub>b</sub> curve at zero V<sub>b</sub>). Blue circles: conductivity measured at  $V_b = 0.02$  V as a function of gate voltage. Inset: *I*-V at different  $V_g$  (linear scale). T = 300 K. Device active area, 0.25  $\mu$ m<sup>2</sup>. Georgiu et al., "Vertical fieldeffect transistor based on graphene-WS2 heterostructures for flexible and transparent Electronics" NATURE NANOTECHNOLOGY | VOL 8 | FEBRUARY 2013 |

#### **Current 2D crystal library**

Graphene family	Graphene	hBN 'white graphene'		BCN	Fluorograph	iene	Graphene oxide
2D chalcogenides	N-0 W0 M-0- W0-		Semiconducting dichalcogenides:		$\begin{array}{c} \mbox{Metallic dichalcogenides:} \\ \mbox{NbSe}_2, \mbox{NbS}_2, \mbox{TaS}_2, \mbox{TiS}_2, \mbox{NiSe}_2 \mbox{ and so on} \end{array}$		
	M05 <sub>2</sub> , W5 <sub>2</sub>	MoS <sub>2</sub> , WS <sub>2</sub> , MoSe <sub>2</sub> , WSe <sub>2</sub>		Te <sub>2</sub> , WTe <sub>2</sub> , rSe <sub>2</sub> and so on	Layered semiconductors: GaSe, GaTe, InSe, Bi <sub>2</sub> Se <sub>3</sub> and so on		
2D oxides	Micas, BSCCO	MoO <sub>a</sub> , WO	Perovskite		Hydroxides: hype: Ni(OH) <sub>2</sub> , Eu(OH) <sub>2</sub> and so or		
	Layered Cu oxides	TiO <sub>2</sub> , MnO <sub>2</sub> , N TaO <sub>3</sub> , RuO <sub>2</sub> and	/ <sub>2</sub> O <sub>5</sub> , I so on	$\operatorname{Bi}_4\operatorname{Ti}_3\operatorname{O}_{12}$ , $\operatorname{Ca}_2\operatorname{Ta}_2\operatorname{TiO}_{10}$ and so			Others

Figure 2 | Current 2D library. Monolayers proved to be stable under ambient conditions (room temperature in air) are shaded blue; those probably stable in air are shaded green; and those unstable in air but that may be stable in inert atmosphere are shaded pink. Grey shading indicates 3D compounds that have been successfully exfoliated down to monolayers, as is clear from atomic force microscopy, for example, but for which there is little further information. The

data given are summarized from refs 6–11, 42 and 55. We note that, after intercalation and exfoliation, the oxides and hydroxides may exhibit stoichiometry different from their 3D parents (for example,  $TiO_2$  exfoliates into a stoichiometric monolayer of  $Ti_{0.87}O_2$ ; ref. 8). 'Others' indicates that many other 2D crystals—including borides, carbides, nitrides and so on—have probably been<sup>7–11</sup> or can be isolated. BCN, boron carbon nitride.

24

![](_page_63_Picture_4.jpeg)

#### **Graphene Flagship project**

٦,

**Graphene appointed an EU Future Emerging Technology flagship**. The European Commission has chosen *Graphene* as one of Europe's first 10-year, 1000 million euro FET flagships. The mission of Graphene is to take graphene and related layered materials from academic laboratories to society, revolutionize multiple industries and create economic growth and new jobs in Europe.

http://www.graphene-flagship.eu/GF/index.php